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Abstract 
Digital watermarking  applications include content protection for audio and video content, forensics and piracy deterrence, 
content filtering,communication of ownership and copyrights, document and  image security, broadcast monitoring and 
many more. Spread spectrum based watermarking techniques improves  robustness against image processing attacks along 
with geometric distortions. This paper  propose a robust image watermarking algorithm which have the provision to 
implement spatial or transform domain watermarking  using spread spectrum modulation. An FPGA based VLSI 
architecture have been designed for  spatial and transform domain(Fast Walsh-Hadamard) watermarking technique. The 
encoder architecture facilitates dual mode approach which incorporates the spatial and transform domain, where user have 
the flexibility to select the respective domain. This approach can be applied for authorized as well as reliable 
communication for real-time systems. 
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1. Introduction 
A digital watermark is a signal permanently embedded into digital data (audio, images, video, and text) that 
can be detected or extracted later by means of computing operations in order to make assertions about the data. 
The watermark is hidden in the host data in such a way that it is inseparable from the data and so that it is 
resistant to many operations not degrading the host document e.g. digital images allows insertion of data in the 
image without altering the value of the image. Thus by means of watermarking, the original digital information 
is still accessible but permanently marked. 
Generally, the message used to watermark is a narrow-band signal compared to the wide band of the cover 
image. Spread spectrum techniques applied to the message allow it to be embedded into the cover image which 
is transmitted through the communication channel[3]. Furthermore, high frequencies are relevant for the 
invisibility of the watermarked message but are inefficient as far as robustness is concerned, whereas low 
frequencies are of interest with regard to robustness but are useless because of the unacceptable visible impact. 
Spread spectrum can reconcile these conflicting points by allowing a low-energy signal to be embedded in each 
one of the frequency bands. Spread spectrum techniques also offer the possibility of protecting the watermark 
privacy using a secret key to control a pseudo noise generator. 
Zhang et.al propose a novel robust image watermarking algorithm based on block Hadamard transform 
which has a comparable robustness to other works with faster processing speed[12]. Falkowski et.al presents a 
novel method based on the multi-resolution transform and complex Hadamard transform to embed watermarks 
in grey scale digital image[10]. Mohanty et.al. proffers a hardware system that can insert both robust and 
fragile invisible watermarks in images. The hardware module can also be incorporated into JPEG encoder to 
develop a secure JPEG encoder [8]. Mohanty et.al. propounds a FPGA based implementation of an invisible 
spatial domain watermarking encoder [7].  
Current watermarking techniques described in the literature can be grouped into two main classes. The first 
class includes the spatial domain techniques[1]. These embed the watermark by directly modifying the pixel 
values of the original image. The second includes the transform domain methods, which embed the data by 
modulating the transform domain signal coefficients[4],[5]. The transform domain techniques have been found 
to have the greater robustness, when the watermarked signals are tested after having been subjected to common 
signal distortions. It is desired that watermarks survive image-processing manipulations such as rotation, 
scaling, image compression and image enhancement. Taking advantage of the Walsh Hadamard transform, a 
robust watermarking technique is developed which is comparable to the recent digital image watermarking 
methods. Robustness against geometrical transformation is essential since image-publishing applications often 
apply some kind of geometrical transformations to the image, and thus, an intellectual property ownership 
protection system should not be affected by these changes. 
In this paper, the architecture that has been created for the given watermarking algorithm, enables 
watermarking to be implemented instantaneously at the time of capturing the image rather than using a 
software procedure that calls for greater execution time.  Digital design of the embedding portion of the 
proposed algorithm using FPGA has been developed. The example of TV broadcast will highlight the 
significance where digital media is to be marked in real time and hardware is the only solution[1]. Another 
example is the solution to establishing the chain of custody for forensic digital photographers.  
The rest of the paper is organized as follows. Section II describes the proposed watermarking algorithm. 
Section III represents the VLSI architecture of the proposed algorithm. Section IV depicts the Analysis and 
Result of proposed method where the device utilization table gives the synthesis report while section V 
administers the Conclusion. 
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2. Proposed Algorithm 
2.1. Spatial Domain Watermarking: 
 
 Watermark Embedding 
 
The cover image is taken as F, where F = {Fij, length width}, while Fij  length is 
the image length and Fwidth the width of image.  Now we partition the cover image into (m x m) blocks which is 
non-overlapping, where m = 4, 8, 16, 32 etc. Suppose we call them as Hij, wh
ij, length width}, 
while Wij  {0,1}, Wlength is the image length and Wwidth the width of image. We partition the watermark image 
into (L x L) non-overlapping blocks, where L = 2, 4, 8, 16 etc. We call them as Qij.The MSB plane of 2-D pixel 
values of Hij is converted to 1-D strings. This forms the string1. Another binary string, string2 is formed using 
the bit values of the binary watermark image. An extended binary string is made by incorporating redundancy 
(repeating each bit 16 times). Now, the set of the strings formed from the cover image and the watermark 
image are compared with one another. If there occurs more than 50% positional match of the bits in the above 
-phase condition of two 
LxL from the PN (Pseudo 
Noise) sequence generated from the polynomial defined for a particular image length over which the message 
would be embedded. S = {s1, s2, s3 LxL}, si  {0, 1}. The vector Z is created by zi = 2sj  1, where zi  
{1,-1}. If there are equal numbers of zeroes and ones are present is S then the vector Z will be a vector with 
zero mean. We have to generate 4 PN (Pseudo Noise) codes of length (n x n), where n = 4, 8, 16 etc. We now 
embedded the cover image with the watermark image using the Spread Spectrum (SS) watermarking scheme. 
The rule is given as: 
               Fe  = F + KS                if bj   
               Fe  = F - KS                 if bj   
Where  
Fe  = Embedded image in spatial domain. 
F   = Cover image. 
K  = Modulation Index. 
S   = PN code. 
The value of the modulation index is calculated through experimental result evaluation. 
 
 Watermark Decoding 
 
The received image R may be tampered with noise for which the brightness of the image can vary. The 
received image R is partitioned into 8x8 non overlapping blocks, suppose R*ij where, i is number of rows and j 
is number of column. Correlation values between the watermarked image matrix and each code pattern of the 
set (S) are calculated. We have a total of (Mm.Nm) (equal to the number of watermark bits) correlation values 
(ri) where m.Nm). The decision rule for the decoded watermark bit is as follows: 
 ri T , the extracted bit is 0 
 ri T , the extracted bit is 1. 
MSB plane of the individual blocks of watermarked image or its distorted version is picked up and a set of 
1D string Pi= {P1, P2, P3, P4} is generated from the 8x8 block. Bi-phase demodulation scheme is used in this 
stage. Based on the value of the extracted bit in the decoded watermark, the string either remains unchanged (if 
 Each string obtained in the above process is used to 
get back the binary watermark (bit redundancy). Binary detection is then applied for each substring based on 
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the majority decisio
pixel of watermark image is represented by single bit) and binary watermark image is extracted. 
 
2.2. Transform Domain Watermarking: 
 
 Watermark Embedding 
The cover image is taken as F, where F = {Fij length width}, while Fij  length is 
the image length and Fwidth the width of image.  Now we partition the cover image into (m x m) blocks which is 
non-overlapping, where m = 4, 8, 16, 32 etc. Suppose we call them as Hij, w
blocks suppose Htij is form the partitioned watermark image block Hij. The message image is taken as W, where 
W = {Wij, length width}, while Wij  length is the image length and Wwidth the 
width of image. We partition the watermark image into (L x L) non-overlapping blocks, where L = 2, 4,8,16 
etc. We call them as Qij. The MSB plane of 2-D pixel values of Hij is converted to 1-D strings. Another binary 
string is formed using the different bit plane values of the binary watermark image. An extended binary string 
is made by incorporating redundancy. Now, the set of the strings formed from the cover image and the 
watermark image are compared with one another. If there occurs more than 50% positional match of the bits in 
-phase condition 
of two strings LxL from the PN 
(Pseudo Noise) sequence generated from the polynomial defined for a particular image length over which the 
message would be embedded. S = {s1, s2, s3 LxL}, si  {0, 1}. The vector Z is created by zi = 2sj  1, where 
zi  {1,-1}. If there are equal numbers of zeroes and ones are present is S then the vector Z will be a vector 
with zero mean. We have to generate 4 PN (Pseudo Noise) codes of length (n x n), where n = 4, 8, 16 etc. We 
now embedded the cover image with the watermark image using the Spread Spectrum (SS) watermarking 
scheme. The rule is given as: 
               Fe  = Ft + KS                if bj   
               Fe  = Ft - KS                 if bj   
Where  
Fe  = Embedded image in transform domain. 
Ft   = Transformed Cover image. 
K  = Modulation Index. 
S   = PN code. 
The value of the modulation index is calculated through experimental result evaluation. Inverse Walsh 
Hadamard transform is executed on the embedded image and the resultant image suppose Y obtained. 
 
 Watermark Decoding 
 
The received image R may be tampered with noise for which the brightness of the image can vary. The 
received image R is partitioned into LxL non overlapping blocks, suppose R*ij where, i is number of rows and j 
is number of column. From each LxL block we will have to extract message block of size NxN. The Rij block 
including the HWT coefficients of the watermarked image is transformed and R*ij is obtained as R*ij=HWT 
(Rij). Correlation values between the watermarked image matrix and each code pattern of the set (S) are 
calculated. We have a total of (Mm.Nm) (equal to the number of watermark bits) correlation values (ri) where 
m.Nm). The decision rule for the decoded watermark bit is as follows: 
 ri T , the extracted bit is 0 
 ri T , the extracted bit is 1. 
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MSB plane of the individual blocks of watermarked image or its distorted version is picked up and a set of 
1D string Pi= {P1, P2, P3, P4} is generated from the 8x8 block transform block R*ij. Bi-phase demodulation 
scheme is used in this stage. Based on the value of the extracted bit in the decoded watermark, the string either 
above process is used to get back the gray scale watermark where each pixel is represented by 4bits. Bit 
detection is then applied for each string based on the majority decision rule i.e. if more than 50% symbols are 
substrings are then converted to the pixel and binary watermark image is decoded. 
 
 
  
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
3.  Proposed VLSI Architecture 
The architecture of the proposed watermark algorithm is shown in figure below. The main building blocks 
are as follows: (A) Controller (B) Memory Block (i) Memory Cover (ii) Memory Watermark (iii) Memory 
Compare (C) Assembly and Compare Block (D) Code block (E) Walsh Hadamard Transform block. A detailed 
description of individual elements is also presented. 
3.1. Controller 
The functionality of the controller is governed by the configuration register. The configuration register is 
memory mapped means that CPU can write directly to the configuration register. The configuration is 4bit: 1st 
Bit - Software Reset Bit, 2nd Bit - Preprocess Bit, 3rd Bit - Start Bit, 4th Bit - Mode Bit (Mode 0). The first 3 bits 
are used to trigger 3 consecutive phases whose operation is described below. In the Software reset phase 
internal register is reset to zero, where the reset is asynchronous. Here the images are downloaded in cover 
memory and watermark memory respectively. In Pre-process phase, B1, B2, B3, B4 (the four bits) set is 
calculated by reading (8 x 8) byte from memory cover and (2 x 2) bit are read from memory water in 
Consecutive cycles. 64 bit strings are formed as per the Algorithm in the Assembly and Compare block. Result 
is written in memory compare. In Start phase, pixels bytes are read out from Memory Cover sequentially. In 
this phase the embedding of the cover image is done by adding the pixel bytes with the output of the code block 
according to the algorithm. The mode0 bit determines the embedding procedure that will be executed i.e. 
transform or spatial .The embedded image is stored in the Memory Cover, which is extracted by the user after 
Recovered Watermark Image
Embedded Image
 
Fig. 2. The block diagram shows the 
Watermark Decoding for spatial and 
transform domain. 
 
Fig.3.(a)Embedded Image   
(Transform Domain); (b) 
Recovered Image(Transform 
Domain); (c) Embedded Image 
(Spatial domain); (d) Recovered 
Image(Spatial Domain). 
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Fig. 1. The block diagram shows 
the Watermark Embedding for 
spatial and transform domain. 
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the process is completed. 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
  
3.2. Memory Block 
The memory cover is 216 x 8 bits memory which stores the cover image data of 8 bits.  Next we have the 
memory water which is 212 x 4 bit long. Here the watermark image is binary image which is represented by 4 
bit. Lastly we have the Memory Compare which stores 4 bit compare data from the assembly and compare 
block. It is 210 x 4bit memory. 
3.3. Assembly and Compare Block 
Here a 2:4 decoder is used where the select line is governed by 12 bit internal register. The two LSB bits of 
register are used as the select. Depending upon the register value and internal strobe each bit of watermark data 
is spawned 16 times and stored in water_64_out which is 6 bit long register. Now we compare the 
water_64_out with the cover_msb_64_dout which contains the MSB plane of the cover image (8 x 8) non 
overlapping block. The two 64 bit string water_64_out and cover_msb_64_dout is compared using four 
comparator (C1, C2, C3, C4) 16 bit each. The output of the individual comparator is concatenated and the 
compare word is stored in Memory Embed.     
3.4. Code Block 
Code block implements ± (K X S) as used in the algorithm. The code block has four PN sequence generator S1, 
S2, S3, S4 and with the help of B1, B2, B3, B4, it generates a value of ±S. K is a 10 bit register. MSB is the 
sign bit. Next bit is the integer bit and next 8 bits are for fraction. This K register is memory mapped to the 
external interface. ±S is a 4 bit signed value and when multiplied with K register the output generates (6+8) bit 
long word. The lower 8 bits are kept for fraction. If the operation is perfect, the MSB of the (6.8) is the 
extended sign bit. The bit next to MSB is the sign bit. These two bits should have identical values. Next four 
bits are for integer and last eight bits are for fraction. The output of the Walsh Transform is (W+3) bit long 
signed integer, where W= input bit size into the transform block. When this integer is added with (6.8) bit 
±KS1±KS2±KS3±KS4, decimal points has to be adjusted for the output of the transform by padding zeros after 
the LSB.If the bypass path is used instead of the transform, is place of (W+3) bits, 8 bits are added to (6+ 8 ± 
KS) value. So, before addition, decimal point adjustment is done by padding 8 zeroes after the LSB of the eight 
bit bypass value or (W+3) bit transform output. So, total result of addition is, (W + 4 + 8) = 20bit. 
 
Fig. 4. Data path of the Watermark Embedding Unit. 
 
 
Fig. 5. Top-Level RTL schematic 
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3.5. Walsh Hadamard Transform Block 
The Walsh Hadamard transform block executes the transformation of the image pixel. The input data line is 
8bit and the output data bus after transformation is 11bit. The HVMA form the core of the architecture which is 
tors using (4:2) compressor. The 
Hadamard Vector Merging Adder (HVMA) to significantly reduce power-latency product [11]. The schematic 
diagram shows the input data bus is 8 bit long and the output data bus is 11 bit. In this architecture the WH 
(Walsh Hadamard) matrix are shored in a ROM (Read Only Memory) named as Hrom. The controller of the 
WHT block governs the individual components with respect to the external controller. In this design implement 
a (8 x 8) WH transform block. In the swreset phase all t
which 5bit register is used to determine the size of the WH transform matrix. In the start phase the values are 
read from the cover memory and the transformed pixel values are retrieved from the output data bus.  
4. Analysis and Result 
4.1. Performance Evaluation 
 We consider a 1 bit/pixel binary watermark of size (64 x 64) and 8bits/pixel gray scale cover of size (256 x 
256) respectively for experiment purpose. Now, the cover image is partitioned in (8 x 8) non-overlapping 
blocks and the watermark image is partitioned in (2 x 2) non-overlapping blocks. The partitioning of the cover 
i.e. (8x8) and the watermark image followed by the conversion of the integer image data to binary was done 
with the help of MATLAB. With the binary image data for both the partitioned cover and the partitioned 
watermark image, we put them in the test bench as input cover and input watermark image. 
  
 
 
 
 
 
 
 
 
Table 1. Synthesis result from Xilinx 14.1 
4.2. Results of Hardware Implementation 
The synthesis of the watermark embedding have been implemented on Xilinx (ISE version 14.1) based 
FPGA. We have chosen Virtex 4 series of FPGA to fit the complexities of the design. The device used is 
xc4vlx200-11ff1513 for the implementation and the language used is VHDL. The behavioral simulation was 
done with VCS-MX to verify the functionality of the design. A test bench is also written in VHDL to give the 
input vectors for the simulated program. The FPGA implementation of the architecture, for (8 x 8) block of the 
cover image for binary watermark in the transform domain (i.e. using the Fast Walsh Hadamard Transform 
Block), consumes  1146 mW power and results in a clock frequency of 90.131 MHz. While the power 
consumption for the spatial domain watermarking is 627 mW. 
 
Research Work Design Type Watermarking 
Type 
Multimedia 
Object 
Working 
Domain 
Chip 
Statistics 
Mohanty et. al FPGA platform Invisible  Image Spatial Xilinx , Virtex 
Device Utilization Summary 
Logic Utilization Used Available Utilization 
Spatial Transform Spatial Transform 
Number of Slices 570 831 89088 0% 1% 
Number of Slice Flip Flops 516 745 178176 0% 0% 
Number of 4 input LUTs 1046 1471 178176 0% 1% 
Number of Bonded IOBs 
 
55 130 960 5% 14% 
Number of GCLKs 1 2 32 3% 6% 
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[7],[13] XCV50-BG256-6, 50.398MHz 
Ghosh et. al 
(proposed in this 
paper) 
FPGA  
platform 
Invisible Image Spatial and 
Transform 
(Dual 
mode) 
 
Xilinx 14.1, Virtex 4 
XC4vlx200-11ff1513, 
 Max. Frequency 90.131 MHz  
Table 2 Comparison Work 
5. Conclusion 
The paper proposes a spatial image watermarking scheme by combined use of channel coding and spread 
spectrum modulation. The algorithm is simple with low computation cost and can be easily implemented in 
hardware. Digital design of the proposed algorithm using FPGA is also developed and thus makes it suitable 
for real time authentication as well as secured communication. Current work is going on to develop a private 
key that would enhance the security factor and try for ASIC implementation.  
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